The Foreshadow Attack: From a Simple Oversight to a Technological Nightmare

Raoul Strackx

raoul.strackx@cs.kuleuven.be @raoul_strackx imec-DistriNet, KU Leuven, Celestijnenlaan 200A, B-3001 Belgium SecAppDev, February 22nd, 2019





Foreshadow Attacks

- Independently discovered
- Team of KU Leuven, Belgium
- Team of Universities of Technion, Michigan and Adelaide and DATA61
- Intel discovered other variants

Raoul Strackx

foreshadowattack.eu







Foreshadow Attacks

- Independently discovered
- Team of KU Leuven, Belgium
- Team of Universities of Technion, Michigan and Adelaide and DATA61
- Intel discovered other variants

foreshadowattack.eu







Raoul Strackx

2018 started very terrifying/exciting...

- Spectre: Extract data from running processes
- Meltdown: Read full RAM contents





... and continued along the same path





Raoul Strackx

... and continued along the same path





4 /80 Raoul Strackx

These were vulnerabilities in the processor itself Hence, virtually *every* application was effected!

This led to various reactions



5 /80 Raoul Strackx

How we told our upper management at the university (Nov '17)...



Figure: source: https://pin.it/k4j53t23xiiqcd



6 /80 Raoul Strackx

How we told Intel (Jan '18)...



Figure: source: https://pin.it/k4j53t23xiiqcd



7 /80 Raoul Strackx

How IT professionals reacted (to this class of vulnerabilities)...



The Foreshadow Attack



~

How my mother reacted...





9 /80 Raoul Strackx

How the media reacted (to this class of vulnerabilities)...

The New york Times

Researchers Discover Two Major Flaws in the World's Computers



Paul Kocher, left, moderating the RSA Conference 2016 in San Francisco. Mr. Kocher is an independent researcher who was an integral part of the team that discovered the flaws. Jim Wilson/The New York Times



10 /80 Raoul Strackx

How the media reacted (to this class of vulnerabilities)...



Subscribe Now | Sign In



CIO JOURNAL

Raoul Strackx

The Morning Download: Spectre, Meltdown Response Demands 'No System Left Behind'

By Tom Loftus

Jan 4, 2018 8:23 am ET

• 0 COMMENTS



In this July 20, 2011, photo, Intel Corp. offices are seen in Santa Clara, Calif. Intel says it is working to patch a security vulnerability in its products but says the average computer user will not experience significant slowdowns as the problem is fixed. PHOTO: ASSOCIATED PRESS





The Foreshadow Attack

10 /80

How the media reacted (to this class of vulnerabilities)...







10 /80

Raoul Strackx

How the media reacted (to this class of vulnerabilities)...



▲ Meltdown and Spectre security flaws: so big they have their own logos. Photograph: tcareob72/Natascha Eibl/Getty Images/IStockphoto



Raoul Strackx

10 /80

Introduction Attacks Outlook

Conclusion

How the general public reacted (to this class of vulnerabilities)...



BEST PRODUCTS REVIEWS NEWS VIDEO HOW TO SMART HOME CARS DEALS DOWNLOAD

CNET > Forums > Desktops > Buy a new computer or wait until CPU vulnerability is fixed?

Desktops forum

About This Forum | Real-Time Activity | Resolved Questions | My Tracked Discussions | FAQs | Policies | Modera

GENERAL DISCUSSION

Buy a new computer or wait until CPU vulnerability is fixed?

BY Lee Koo (ADMIN) 🚯 I FEBRUARY 9, 2018 3:47 PM PST

I have a question for the experts in the community. My wife and I are looking to buy a new desktop computer. Should I wait until the new CPUs and GPUs are available without the Spectre and Melddown vulnerabilities? I ve been skimming articles relating to the problem and read (according to Linus Torvalds) that the software fixes don't work. I don't want to spend money on something that isn't secure enough. Should I wait, or am I being overly catilous? Thanks.

-Submitted by Grea



11 /80 Raoul Strackx

... even Intel stock didn't have a too bad year





12 /80 Raoul Strackx

... even Intel stock didn't have a too bad year





12 /80 Raoul Strackx

Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

How do these attacks work, in general?



Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

... Side-channel attacks



Figure: The Italian Job (source: imdb.com)



14 /80 Raoul Strackx

Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

Victim





Attacker

action: rotate & listen

Charlize Theron

Vault

Security flaw: Lever may produce sound

sources: https://home.howstuffworks.com/, imdb.com



15 /80 Raoul Strackx

Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

How does the Foreshadow attack work?



16 /80 Raoul Strackx

Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

One vulnerability to rule them all

- Foreshadow-OS: Bare-metal not-present pages
- Foreshadow-VMM: VM guest page tables
- Foreshadow-SGX: Intel SGX enclaves
- Foreshadow-SMM: Attacking System Management Mode
- \rightarrow The target heavily affects how the attack can be launched



Figure: source: xkcd.com/149/

Luckily, these attacks can "only" read privileged memory



Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

Foreshadow-OS: Reading L1 data through *bare-metal* not-present pages...



Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

Victim



Foreshadow-OS

Attacker

Other process' memory

Security flaw: OoO execution leaves traces of transient instructions



19 /80 Raoul Strackx

Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

Victim

carrier: cache changes

Foreshadow-OS

Other process' memory

Security flaw: OoO execution leaves traces of transient instructions

Raoul Strackx

The Foreshadow Attack





Attacker



Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

Setting: Attacker-controlled process

Attack model:

- Attacker operates within a malicious process
- Benign, bare-metal kernel ensures process isolation

Attack objective:

 Read data outside the process' address space





Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

Background: How does process isolation work...

- MMU: map virtual address space to physical memory
- Protect physical memory by:
 - Not providing a mapping
 - Restricting access (e.g., U/S-bit)





Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

Background: How does process isolation work...





23 /80 Raoul Strackx

Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

Background: How does process isolation work...





23 /80 Raoul Strackx

Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

Background: How does process isolation work...





23 /80 Raoul Strackx

Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

Background: How does process isolation work...



Figure: source: Intel 64 and IA-32 architectures software developer's manual



23 /80 Raoul Strackx

Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

Background: How does process isolation work...

Bit Position(s)	Contents
0 (P)	Present; must be 1 to map a 4-KByte page
1 (R/W)	Read/write; if 0, writes may not be allowed to the 4-KByte page referenced by this entry (see Section 4.6)
2 (U/S)	User/supervisor; if 0, user-mode accesses are not allowed to the 4-KByte page referenced by this entry (see Section 4.6)
3 (PWT)	Page-level write-through; indirectly determines the memory type used to access the 4-KByte page referenced by this entry (see Section 4.9.2)
4 (PCD)	Page-level cache disable; indirectly determines the memory type used to access the 4-KByte page referenced by this entry (see Section 4.9.2)
5 (A)	Accessed; indicates whether software has accessed the 4-KByte page referenced by this entry (see Section 4.8)
6 (D)	Dirty; indicates whether software has written to the 4-KByte page referenced by this entry (see Section 4.8)
7 (PAT)	Indirectly determines the memory type used to access the 4-KByte page referenced by this entry (see Section 4.9.2)
8 (G)	Global; if CR4.PGE = 1, determines whether the translation is global (see Section 4.10); ignored otherwise
11:9	Ignored
(M-1):12	Physical address of the 4-KByte page referenced by this entry
51:M	Reserved (must be 0)
58:52	Ignored
62:59	Protection key; if CR4.PKE = 1, determines the protection key of the page (see Section 4.6.2); ignored otherwise
63 (XD)	If IA32_EFER.NXE = 1, execute-disable (if 1, instruction fetches are not allowed from the 4-KByte page controlled by this entry; see Section 4.6); otherwise, reserved (must be 0)

Figure: source: Intel 64 and IA-32 architectures software developer's manual



23 /80 Raoul Strackx

Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

Background: How does process isolation work...

Bit Position(s)	Contents
0 (P)	Present; must be 1 to map a 4-KByte page
1 (R/W)	Read/write; if 0, writes may not be allowed to the 4-KByte page referenced by this entry (see Section 4.6)
2 (U/S)	User/supervisor; if 0, user-mode accesses are not allowed to the 4-KByte page referenced by this entry (see Section 4.6)
3 (PWT)	Page-level write-through; indirectly determines the memory type used to access the 4-KByte page referenced by this entry (see Section 4.9.2)
4 (PCD)	Page-level cache disable; indirectly determines the memory type used to access the 4-KByte page referenced by this entry (see Section 4.9.2)
5 (A)	Accessed; indicates whether software has accessed the 4-KByte page referenced by this entry (see Section 4.8)
6 (D)	Dirty; indicates whether software has written to the 4-KByte page referenced by this entry (see Section 4.8)
7 (PAT)	Indirectly determines the memory type used to access the 4-KByte page referenced by this entry (see Section 4.9.2)
8 (G)	Global; if CR4.PGE = 1, determines whether the translation is global (see Section 4.10); ignored otherwise
11:9	Ignored
(M-1):12	Physical address of the 4-KByte page referenced by this entry
51:M	Reserved (must be 0)
58:52	Ignored
62:59	Protection key; if CR4.PKE = 1, determines the protection key of the page (see Section 4.6.2); ignored otherwise
63 (XD)	If IA32_EFER.NXE = 1, execute-disable (if 1, instruction fetches are not allowed from the 4-KByte page controlled by this entry; see Section 4.6); otherwise, reserved (must be 0)

Figure: source: Intel 64 and IA-32 architectures software developer's manual



23 /80 Raoul Strackx

Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

Background: Swapping memory pages to disk...

- Memory requirements may be larger than available physical memory
- Pages may be swapped-out to disk
- Swapping pages out:
 - 1 Mark virtual page as not-present
 - 2 Write physical page to swap space
 - 3 Mark physical page frame as free memory

Bit Position(s)	Contents
0 (P)	Present; must be 1 to map a 4-KByte page
1 (R/W)	Read/write; if 0, writes may not be allowed to the 4-KByte page referenced by this entry (see Section 4.6)
2 (U/S)	User/supervisor; if 0, user-mode accesses are not allowed to the 4-KByte page referenced by this entry (see Section 4.6)
3 (PWT)	Page-level write-through: indirectly determines the memory type used to access the 4-KByte page referenced by this entry (see Section 4.9.2)
4 (PCD)	Page-level cache disable: indirectly determines the memory type used to access the 4-KByte page referenced by this entry (see Section 4.9.2)
5 (A)	Accessed; indicates whether software has accessed the 4-KByte page referenced by this entry (see Section 4.8)
6 (D)	Dirty; indicates whether software has written to the 4-KByte page referenced by this entry (see Section 4.8)
7 (PAT)	Indirectly determines the memory type used to access the 4-KByte page referenced by this entry (see Section 4.9.2)
8 (G)	Global; if CR4.PGE = 1, determines whether the translation is global (see Section 4.10); ignored otherwise
11:9	Ignored
(M-1):12	Physical address of the 4-KByte page referenced by this entry
51:M	Reserved (must be 0)
58:52	Ignored
62:59	Protection key; if CR4.PKE = 1, determines the protection key of the page (see Section 4.6.2); ignored otherwise
63 (XD)	If IA32_EFER.NXE = 1, execute-disable (if 1, instruction fetches are not allowed from the 4-KByte page controlled by this entry; see Section 4.6); otherwise, reserved (must be 0)



Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

Background: Swapping memory pages to disk...

- Swapping pages in:
 - Process accesses not-present page → #PF
 - 2 Read physical page from swap space
 - 3 Mark page as present
 - 4 Resume process




Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

Background: Swapping memory pages to disk...

- Swapping pages in:
 - Process accesses not-present page → #PF
 - 2 Read physical page from swap space
 - 3 Mark page as present
 - 4 Resume process

When P-bit is 0, the entry's physical address field may be re-used to keep track of the swapped out page



Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

Victim

action: none

Foreshadow-OS

Other process' memory

Security flaw: OoO execution leaves traces of transient instructions

Raoul Strackx

The Foreshadow Attack





Attacker





Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

The message carrier: How does the cache work?

Caching

- Problem: Memory performance grows much slow than CPU performance
- Solution: fast but small caches
 - Intel 486: L1 cache ('89)
 - Intel Pentium Pro: L1 & L2 cache ('95)
 - Today: L1, L2 & L3 caches





Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

The message carrier: how does the cache work?

- Skylake: caches are inclusive
- Fetches from closest cache

Cache	Latency	Capacity
L1D	4 cycles	32 KiB
L2	12 cycles	256 KiB
L3	44 cycles	2 MiB
RAM	~190 cycles	~8 GiB

Table: source: Intel 64 and IA-32 Architectures Optimization Reference Manual





Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

The message carrier: how does the cache work?

- Cache lines: 64 B
- L1: virtually-indexed, physically tagged
- 64 sets, 8 ways



Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

The message carrier: how does the cache work?

- Cache lines: 64 B
- L1: virtually-indexed, physically tagged
- 64 sets, 8 ways





Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

The message carrier: how does the cache work?





29 /80 Raoul Strackx

Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

The message carrier: How does the cache work?

Manipulating the cache:

- Data accesses: load in L1-L3 cache
- clflush: Flush data from caches

```
1 void time cache hit( uint64 t *timings, int num runs ) {
    uint64 t *memory:
    volatile uint64 t tmp:
    uint64 t start, stop;
    // allocate memory
 8
    for (int run = 0; run < num runs; ++run) {
      // place memory in L1 cache
 9
10
      tmp = *memory:
12
      // time accesses to RAM
13
      start = timestamp():
14
      tmp = *memory:
      end = timestamp();
15
16
17
      timings[run] = end - start:
18 3
19}
```



Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

The message carrier: How does the cache work?

Manipulating the cache:

- Data accesses: load in L1-L3 cache
- clflush: Flush data from caches

```
1 void time cache miss( uint64 t *timings, int num runs ) {
    uint64 t *memory:
    volatile uint64 t tmp;
    uint64 t start, stop;
    // allocate memory
 8
    for (int run = 0; run < num runs; ++run) {
      // evict memory from all cache levels
 9
10
      clflush( memory ):
12
      // time accesses to RAM
13
      start = timestamp();
14
      tmp = *memory:
15
      end = timestamp():
16
17
      timings[run] = end - start:
18
19}
```



Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

The message carrier: How does the cache work?

Manipulating the cache:

- Data accesses: load in L1-L3 cache
- clflush: Flush data from caches

memory	timing (in cycles)	std. dev.
L1	46	1.25
L2	53	1.14
RAM	246	6.22

 \rightarrow Any timing results <146 cycles clearly hits the cache



Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

Victim

action: none



Foreshadow-OS

Attacker

Other process' memory

Security flaw: OoO execution leaves traces of transient instructions



Raoul Strackx

31 /80

Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

Background: Pipelining & Out of Order Execution

- **Problem**: We want more speed!
- Solution: Start executing instruction as soon as possible!
 - Pipeline instructions
 - Out-of-order execution of µops
 - (Speculative execution) → see Spectre-like attacks



Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

Background: Pipelining & Out of Order Execution

Instruction pipelining:

- Split instructions in Fetch-Decode-Execute-Write Back phases
- 4 instructions are being processed at a time
- Upon fault: flush the pipeline



Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

Background: Pipelining & Out of Order Execution

Out-of-order execution

- Split instruction in μ ops
- Use multiple execution ports
- Execute μ op as soon as possible
- Reorder ensures results/exceptions are visible in-order of instruction stream

Knock, knock.

transient execution who's there?



Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

Background: Pipelining & Out of Order Execution

Out-of-order execution

- Split instruction in μ ops
- Use multiple execution ports
- Execute μ op as soon as possible
- Reorder ensures results/exceptions are visible in-order of instruction stream





Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

The Security Flaw: Transient Execution

Transient execution:

- · Faults are detected at last moment
- Instruction that should never be executed, may already have started
- Processor rolls back architectural changes

Key issue: Not all side-effects of "unreachable instructions" are rolled back correctly! (e.g., cache changes)





Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

The Security Flaw: Transient Execution

Transient execution:

- · Faults are detected at last moment
- Instruction that should *never* be executed, may already have started
- Processor rolls back architectural changes

Key issue: Not all side-effects of "unreachable instructions" are rolled back correctly! (e.g., cache changes)





Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

The Security Flaw: Transient Execution

Transient execution:

- Faults are detected at last moment
- Instruction that should never be executed, may already have started
- Processor rolls back architectural changes

Key issue: Not all side-effects of "unreachable instructions" are rolled back correctly! (e.g., cache changes)



Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

Victim

action: none

carrier: cache changes

Foreshadow-OS

Attacker

Other process' memory

Security flaw: OoO execution leaves traces of transient instructions

Raoul Strackx







Foreshadow-OS

Foreshadow-VMM

Foreshadow-SGX

Putting it all together



```
1 int8 t *oracle = ...:
 2 int8 t *np ptr = ....:
 3
 4// Step 1: Remove variable oracle from cache
 5 clflush( oracle ):
 7 // Step 2: Trick system in sensitive data in L1 but PTE present bit to 0
 9// Step 3: attempt to read not present memory
10if(*np ptr == 1)
    // place oracle variable in the cache iff *np ptr == 1
12
    tmp = *oracle;
13
14 // suppress fault
15
16 // Step 4: is oracle cached?
17 if (time access(oracle) < 146)
    print( "sensitive data == 1!" ):
18
19 else
20
    print( "sensitive value != 1" );
```



The Foreshadow Attack

Raoul Strackx

Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

Putting it all together



```
1 int8 t *oracle = ...:
 2 int8 t *np ptr = ....:
 3
 4// Step 1: Remove variable oracle from cache
 5 clflush( oracle ):
 7 // Step 2: Trick system in sensitive data in L1 but PTE present bit to 0
 9// Step 3: attempt to read not present memory
10if(*np ptr == 1)
    // place oracle variable in the cache iff *np ptr == 1
11
12
    tmp = *oracle;
13
14 // suppress fault
15
16 // Step 4: is oracle cached?
17 if ( time access( oracle ) < 146 )
    print( "sensitive data == 1!" ):
18
19 else
20
    print( "sensitive value != 1" );
```



Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

Increasing the bandwidth of the attack



```
1 int8 t *oracles = ...:
 2 int8 t *np ptr = ...: // the secret
 3 int8 t tmp;
 5// Step 1: Remove oracle slots from cache
 6 for (int i = 0; i < 256; ++i)
     clflush( &oracles[4096 * i] );
 8
 9// Step 2: Trick system in sensitive data in L1 but PTE present bit to 0
11 // Step 3: attempt to read not present memory
12 tmp = oracle[4096 * (*np ptr)]:
14// suppress fault
15
16 // Step 4: which oracle slot is cached?
17 \text{ for } (\text{ int } i = 0; i < 256; ++i) 
    if (time access(oracle[4096 * i]) < 146)
18
19
       print( "*np ptr = (i n);
20}
```



38 /80 Raoul Strackx

Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

Increasing the bandwidth of the attack





39 /80 Raoul Strackx

Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

Who's Affected?

Vulnerable processors:

- Intel Core processors of the last 7 years
- Intel server processors
- NOT AMD, not ARM





Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

Impact of this attack

Requirements:

- Secret data in L1D
- Page must be not-present

 \rightsquigarrow Most difficult attack, "easiest" to understand

 \rightsquigarrow Low impact!





Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

Mitigations

- Long term: Replace chips!
- Short term:
 - No readily apply-able microcode patch!
 - Software approaches:
 - Ensure PTE entry do not point to existing physical address
 - Use new instruction: IA32_FLUSH_CMD to flush L1D cache





Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

Mitigations

- Long term: Replace chips!
- Short term:
 - No readily apply-able microcode patch!
 - Software approaches:
 - Ensure PTE entry do not point to existing physical address
 - Use new instruction: IA32_FLUSH_CMD to flush L1D cache





ks ok Foreshadow-VMM Foreshadow-SGX

Mitigations



Figure: source:

https://www.intel.com/content/www/us/en/architecture-and-technology/lltf.html

43 /80 Raoul Strackx



Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

Foreshadow-VMM: Reading physical L1 data through *virtualized* not-present pages...



44 /80 Raoul Strackx

Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

Victim



Foreshadow-VMM

Attacker

Other VM's memory

Security flaw: OoO execution leaves traces of transient instructions

action: manipulate EPT





45 /80

Raoul Strackx

Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

Victim



Attacker

action: manipulate EPT

carrier: cache changes

Foreshadow-VMM

Other VM's memory

Security flaw: OoO execution leaves traces of transient instructions



46 /80 Raoul Strackx

Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

Setting: Attacker-controlled VM

- Multiple VMs on one physical server
- Attacker-controlled VM
- Hypervisor ensures VM isolation
- ~ Goal: read other VMs data





Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

How do extended page tables work

- Adds another layer:
 - PT: guest-virtual address → guest-physical address
 - EPT: guest-physical address → host-physical address
- EPT: 4-level page table





Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

How do extended page tables work

- Adds another layer:
 - PT: guest-virtual address → guest-physical address
 - EPT: guest-physical address → host-physical address
- EPT: 4-level page table

Bit Position(s)	Contents
0	Read access; indicates whether reads are allowed from the 4-KByte page referenced by this entry
1	Write access; indicates whether writes are allowed from the 4-KByte page referenced by this entry
2	If the "mode-based execute control for EPT" VM-execution control is 0, execute access indicates whether instruction fetches are allowed from the 4-KByte page controlled by this entry If that control is 1, execute access for supervisio-mode linear addresses, indicates whether instruction fetches are If that control is 1, execute access for supervisio-mode linear addresses, indicates whether instruction fetches are that control is 1, execute access for supervisio-mode linear addresses, indicates whether instruction fetches are that control is 1, execute access for supervisio-mode linear addresses, indicates whether instruction fetches are that control is 1, execute access for supervisio-mode linear addresses, indicates whether instruction fetches are the supervision access and the supervision access access and the supervision access and the supervision access and the supervision access access and the supervision access acce
6.2	BPT memory type for this 4.4'Dute page (see Section 20.2.6)
5.5	er i memory type for ans 4-koyte page (see section 2020)
6	Ignore PAT memory type for this 4-KByte page (see Section 28.2.5)
7	Ignored
8	If bit 6 of EPTP is 1, accessed flag for EPT; indicates whether software has accessed the 4-KByte page referenced by this entry (see Section 28.2.4). Ignored if bit 6 of EPTP is 0
9	If bit 6 of EPTP is 1, dirty flag for EPT; indicates whether software has written to the 4-KByte page referenced by this entry (see Section 28.2.4). Ignored if bit 6 of EPTP is 0
10	Execute access for user-mode linear addresses. If the "mode-based execute control for EPT" VM-execution control is 1, indicates whether instruction fetches are allowed from user-mode linear addresses in the 4-KByte page controlled by this entry. If that control is 0, this bit is ignored.
11	Ignored
(N-1):12	Physical address of the 4-KByte page referenced by this entry ¹
51:N	Reserved (must be 0)
62:52	Ignored
63	Suppress #VE. If the "EPT-violation #VE" VM-execution control is 1, EPT violations caused by accesses to this page are convertible to virtualization exceptions only if this bit is 0 (see Section 25.5.6.1), If "EPT-violation #VE" VM- execution control is 0, this bit is growed.



Raoul Strackx

Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

Victim



Foreshadow-VMM

Attacker

Other VM's memory

Security flaw: OoO execution leaves traces of transient instructions

action: manipulate EPT



49 /80 Raoul Strackx

Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

The Security Flaw: Interpreting guest-physical as host-physical addresses

- VM-level: non-present PTE entry
- VMM-level: irrelevant
- Upon access:
 - Tag data access as a violation
 - Pass guest physical address as host physical address to L1D cache
 - Continue transient execution!!
 - \rightsquigarrow This breaks the VM's address space abstraction!




Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

The Security Flaw: Interpreting guest-physical as host-physical addresses

- VM-level: non-present PTE entry
- VMM-level: irrelevant
- Upon access:
 - Tag data access as a violation
 - Pass guest physical address as host physical address to L1D cache
 - Continue transient execution!!
 - \rightsquigarrow This breaks the VM's address space abstraction!





Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

Foreshadow-VMM: The exploit



```
1 int8 t *oracles = ...;
 2 int8 t *np ptr = ...;
 3 int8 t tmp:
 5// Step 1: Setup PT to physical address of interest
 7 // Step 2: Remove oracle slots from cache
 8 \text{ for } (\text{ int } i = 0; i < 256; ++i)
 9
     clflush( &oracles[4096 * i] ):
11 // Step 3: Wait for sensitive data in L1D
12
13// Step 4: attempt to read not present memory
14 tmp = oracle[4096 * (*np ptr)]:
15
16 // suppress fault
18// Step 5: is oracle cached?
19 \text{ for } (\text{ int } i = 0; i < 256; ++i) 
     if (time access(oracle[4096 * i]) < 146)
20
       print( "*np ptr = (i n); i):
21
22}
```



51 /80 Raoul Strackx

Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

Impact of this attack

Requirements:

- Attacker must have full VM under her control
- Secret data must reside in L1D

→ Modest impact!



Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

Impact of this attack

Requirements:

- Attacker must have full VM under her control
- Secret data must reside in L1D \leftarrow This may not be that complicated

→ Modest impact!





52 /80 Raoul Strackx

Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

Victim



Foreshadow-VMM

Other VM's memory

Security flaw: OoO execution leaves traces of transient instructions

action: manipulate EPT





Attacker

Raoul Strackx

Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

Intel HyperThreading as an enabler

- Problem: Execution ports are still under-utilized
- Solution: Split physical core in two
- Duplicated HW:
 - register file
 - re-order buffer
 - ...
- Shared:
 - Execution ports
 - L1 cache! (and other levels)

\rightsquigarrow Performance increase of up to 30%¹

https://www.cs.sfu.ca/~fedorova/Teaching/CMPT886/Spring2007/papers/hyper-threading.pdf



DistrıN≣t

54 /80 Raoul Strackx

Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

Intel HyperThreading as an enabler

- Problem: Execution ports are still under-utilized
- Solution: Split physical core in two
- Duplicated HW:
 - register file
 - re-order buffer
 - ...
- Shared:
 - Execution ports
 - L1 cache! (and other levels)
- \rightsquigarrow Performance increase of up to 30%¹

https://www.cs.sfu.ca/~fedorova/Teaching/CMPT886/Spring2007/papers/hyper-threading.pdf





54 /80 Raoul Strackx

Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

Impact of this attack

Requirements:

- Attacker must have full VM under her control
- Secret data must reside in L1D ← Just have a little bit of patience!

 \rightsquigarrow High impact!





Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

Mitigations

Mitigations:

- Long term: Replace chips!
- Short term:
 - Make sure no secrets are in L1D cache
 - \rightarrow Flush L1D before upon VM-entry
 - $\rightarrow\,$ Make sure no two different VMs execute on same physical core
 - Patch VM scheduler
 - Disable HyperThreading





Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

Mitigations – Disabling HyperThreading



Figure: source:

https://www.intel.com/content/www/us/en/architecture-and-technology/lltf.html



57 /80 Raoul Strackx

Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

Mitigations – Updating VM scheduler



Figure: source:

https://www.intel.com/content/www/us/en/architecture-and-technology/lltf.html

58 /80 Raoul Strackx



Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

Foreshadow-SGX: Dismantling Intel SGX's security objectives



59 /80 Raoul Strackx

Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

Victim



Foreshadow-SGX

Attacker

SGX enclave memory

Security flaw: OoO execution leaves traces of transient instructions

action: manipulate PT carrier: cache changes





60 /80

Raoul Strackx

Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

Background: Intel SGX

- Problem: Huge software TCB
- **Solution**: Protected-Module Architecture (e.g., Intel SGX)
- Only trust Intel hardware/enclaves
- Use cases:
 - protecting finger prints
 - DRM
 - Secure cloud-based processes
 - . . .





Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

Background: Intel SGX

- Problem: Huge software TCB
- **Solution**: Protected-Module Architecture (e.g., Intel SGX)
- Only trust Intel hardware/enclaves
- Use cases:
 - protecting finger prints
 - DRM
 - Secure cloud-based processes
 - . . .





Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

Background: Intel SGX

Key properties:

- Isolation
- Secure storage
- Attestation





Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

Background: Intel SGX

Isolation:

- Enclaves live in process' address space
- Only accessible through specific entry points
- Abort page semantics: Reading enclave memory outside the enclave results in -1.

Í	Code	
	Stack	
	Data	



Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

Background: Intel SGX

Isolation:

- Enclaves live in process' address space
- Only accessible through specific entry points
- Abort page semantics: Reading enclave memory outside the enclave results in -1.





Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

Background: Intel SGX

Secure Storage:

- Enclave die at loss of power
- Seal/Unseal confidential data
- Key derivation ensure unique key per enclave





Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

Background: Intel SGX

Attestation:

- Prove an enclave has been created correctly
- · Both locally as remotely
- Local attestation as building block for remote attestation
- EPID attestation protocol can ensure that attestation responses cannot be linked





Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

Background: Intel SGX

Attestation:

- Prove an enclave has been created correctly
- · Both locally as remotely
- Local attestation as building block for remote attestation
- EPID attestation protocol can ensure that attestation responses cannot be linked





Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

Background: Intel SGX

Attestation:

- Prove an enclave has been created correctly
- · Both locally as remotely
- Local attestation as building block for remote attestation
- EPID attestation protocol can ensure that attestation responses cannot be linked





Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

Background: Intel SGX

LEAKED LIST OF MAJOR 2018 SECURITY VULNERABILITIES CVE-2018-????? AN ATTACKER CAN EXECUTE MALICIOUS CODE ON THEIR OWN MACHINE. AND NO ONE CAN STOP THEM. CVE-2018-????? TURNS OUT THE CLOUD IS JUST OTHER PEOPLE'S COMPUTERS.

Figure: source: xkcd.com/1957/



66 /80 Raoul Strackx

Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

Victim



Foreshadow-SGX

Raoul Strackx

Attacker

SGX enclave memory

Security flaw: OoO execution leaves traces of transient instructions

action: manipulate PT carrier: cache changes



Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

Setting: Attacker-controlled machine

Attack model:

- Software-based attacker at any privilege level
- Hardware-based attacker outside CPU package



Note: The same attack also works in a $\mathsf{V}\mathsf{M}$



Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

Victim



Foreshadow-SGX

Attacker

SGX enclave memory

Security flaw: OoO execution leaves traces of transient instructions

action: manipulate PT



69 /80 Raoul Strackx

Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

The attack approach

- Bypass abort page semantics
- Ensure data in L1D:
 - Zero-step through enclave
 - Some instructions load enclave data in L1D as a side effect (e.g., eldu)





Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

Foreshadow-SGX: The Exploit



```
1 int8 t *oracles = ...:
 2 int8 t *np ptr = ...:
 3 int8 t tmp;
 5 // Step 1: Set up enclave
 6...
 8 // Step 2: Remove access rights to enclave
 9 mprotect( np ptr, 0x1000, PROT NONE );
11 // Step 3: Setup cache
12 \text{ for } (\text{ int } i = 0; i < 256; ++i)
13
    clflush( &oracle[4096 * i] );
14
15// Step 4: Load enclave data in L1D
16 eldu(np ptr);
18 // Step 5: attempt to read not present memory -- suppress fault
19 tmp = oracle[4096 * (*np ptr)]:
20
21 // Step 6: is oracle cached?
22 \text{ for } (\text{ int } i = 0; i < 256; ++i) 
    if (time access(oracle[4096 * i]) < 146)
23
24
       print("*np ptr = (n, i);
25}
                                                              DistrıN≡t
```

Raoul Strackx 71 /80

Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

Foreshadow-SGX: The Exploit



```
1 int8 t *oracles = ...:
 2 int8 t *np ptr = ...:
 3 int8 t tmp;
 5 // Step 1: Set up enclave
 6....
 8// Step 2: Remove access rights to enclave
 9 mprotect( np ptr, 0x1000, PROT NONE );
11 // Step 3: Setup cache
12 \text{ for } (\text{ int } i = 0; i < 256; ++i)
13
    clflush( &oracle[4096 * i] );
14
15// Step 4: Load enclave data in L1D
16 eldu(np ptr);
18// Step 5: attempt to read not present memory -- suppress fault
19 tmp = oracle[4096 * (*np ptr)]:
20
21 // Step 6: is oracle cached?
22 \text{ for } (\text{ int } i = 0; i < 256; ++i) 
    if (time access(oracle[4096 * i]) < 146)
23
24
       print("*np ptr = (i, n);
25}
                                                              DistrıN≡t
```

The Foreshadow Attack



Raoul Strackx

71 /80

Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

Impact of this attack

Requirements:

- Mark enclave page not-present
- Call enclave/issue eldu instruction

 \leadsto Completely breaks remote/local attestation, sealed storage, enclave isolation

 \rightsquigarrow Leaked Intel long-term SGX attestation keys





Foreshadow-OS Foreshadow-VMM Foreshadow-SGX

Mitigations

- Long term: Replace chips!
- Short term:
 - TCB recovery: increase CPU version number
 - · Ensuring no secrets in L1 when enclave are not executing
 - Include status of HT during key derivation





Comparing Foreshadow/Meltdown/Spectre

	Title	CVE	SA	Severity	Disclosure Date
7.3	L1 Terminal Fault	CVE-2018-3615, CVE-2018-3620, CVE-2018-3646	INTEL-SA-00161	High	2018-08-14
4.3	Rogue System Register Read	CVE-2018-3640	INTEL-SA-00115	Medium	2018-05-21
4.3	Speculative Store Bypass	CVE-2018-3639	INTEL-SA-00115	Medium	2018-05-21
5.6	Branch Target Injection	CVE-2017-5715	INTEL-SA-00088	Medium	2018-01-03
5.6	Bounds Check Bypass	CVE-2017-5753	INTEL-SA-00088	Medium	2018-01-03
5.6	Rogue Data Cache Load	CVE-2017-5754	INTEL-SA-00088	Medium	2018-01-03

Figure: source: https://software.intel.com/security-software-guidance/software-guidance

74 /80



Comparing Foreshadow/Meltdown

Meltdown: Similar to Foreshadow, but

- ... discovered independently
- ... also exploits transient instructions
- ... leaks data "passed" U/S bit
- ... does not require data to be cached
- ... "only" affects process/kernel isolation (not VM/VMMs)
- ... mitigated by not mapping full memory in process' address space



Comparing Foreshadow/Spectre

Spectre:

- ... exploits mispredicted jumps
- ... leaks data from the process containing the jump
- ... much harder to execute
- ... much more difficult to mitigate



Speculative Execution Attacks: Much ado about nothing?

No!

• Meltdown / Foreshadow-VMM/SGX are really powerful attacks

Yes (because we were lucky!)

- "Easiest" attacks, also easiest to mitigate
- Some (but very few) malware samples found abusing these exploits
- Mitigations were (roughly) in place at the time of disclosure

 \rightarrow l'm more worried about the next big speculative execution attack (e.g., not based on cache usage)



Outlook: Long-term solutions

- Speculative execution cannot be removed completely without a significant performance hit
- Expose microarchitecture to compiler to reduce performance hit?
- Focus on parallel programming instead?



Figure: source: xkcd.com/1312/




Conclusion

- Foreshadow-VMM breaks the virtual memory abstraction
- Foreshadow-SGX completely dismantled SGX' security framework
- Modern x86 processors have become too complex to completely understand
- Need to completely rethink past design decisions

"... this paper serves as a helpful demonstration that SGX [...] rely not only on trusting Intel's beneficence but also their competence."

- Reviewer E, Usenix Security '18



Introduction Attacks Outlook Conclusion



Thank you! Questions?

raoul.strackx@cs.kuleuven.be @raoul_strackx



The Foreshadow Attack

Raoul Strackx